Etched

Gavin Uberti is a Harvard Thiel Fellow, world math champion, and Math 55 alumnus who developed deep expertise in AI compilers prior to founding Etched. He previously worked at OctoML, where he built the Cortex-M backend for the Apache TVM compiler and contributed to matmul kernels for deep learning optimization. Uberti's early technical focus on low-level hardware-software co-design positioned him to lead specialized AI hardware development.

Etched+2

Chris Zhu is a Harvard Thiel Fellow and Math 55 alumnus with a background in mathematics, combinatorics, and high-performance computing research. He conducted novel published work in combinatorics while at Harvard and gained software engineering experience through internships at Amazon and AvantStay. Zhu's academic and research foundation in theoretical computer science and HPC has informed his contributions to AI hardware innovation.

Etched+3

Robert Wachen is a Harvard Thiel Fellow and serial entrepreneur who co-founded Prod, a startup accelerator whose cohort has achieved over $100B in valuation, and Mentor Labs, which was acquired by Crimson Education. He studied Decision Science at Harvard and has additional experience founding or operating early-stage ventures, including Birthday Cakes 4 Free Maryland. Wachen's background in startup building, operations, and scaling has supported his leadership in hardware and infrastructure initiatives.

Etched+4

Mark Ross previously served as CTO of Cypress Semiconductor, which was acquired for approximately $9.4 billion, and has shipped five systems each generating over $1 billion in revenue, all on first-silicon (A0) tapeouts. His career includes roles as co-founder and VP of Engineering at Striiv, Senior Director at Cisco, architect positions at Sun Microsystems, and work at Xerox PARC. Ross holds BS and MS degrees in Electrical Engineering from Stanford University and brings extensive experience in large-scale chiplet-based architectures and semiconductor leadership.

Etched+3

Ajat Hukkoo previously held the role of VP of Engineering for Intel’s Custom Silicon Group and served as a Distinguished Engineer at Broadcom, accumulating 14 years at Broadcom and nine years at Intel. Across his career he has shipped over 300 million chips into production across nine A0 products and has expertise in SoC design, RISC-V systems, and crypto accelerators. Hukkoo holds an MS in Electrical and Computer Engineering from the University of Texas at Austin and a B.Tech in Electrical Engineering from IIT Bombay.

Etched+3

Saptadeep Pal co-founded Auradine, where he served as Principal Engineer building one of America’s largest bitcoin mining system producers, and previously worked on the NVIDIA H100, A100, and V100 architecture teams. He received a Qualcomm award for research on waferscale SRAM and DRAM stacking and has conducted chip architecture research focused on heterogeneous systems and massively parallel processors. Pal’s expertise spans novel chip architectures, co-design, and high-performance computing hardware.

Etched+3

Brian Loiler spent over 22 years at NVIDIA as one of its early hardware engineers, advancing to senior leadership roles including Director of GPU Board Solutions and Senior Director of Datacenter Systems Engineering. He played a key role in building the HGX and DGX systems from the ground up, which have accounted for a substantial portion of NVIDIA’s revenue. Loiler’s extensive experience in platform and datacenter systems engineering underpins his contributions to AI hardware platforms.

Etched+3

Wayne Cao has led 0-to-1 production and supply chain ramps for 24 products at major technology companies, including the original iPhone and MacBook Air as well as the Pixel and Chromebook lines. His prior experience includes roles in sourcing engineering, product management, and supply chain operations at Apple and Google. Cao’s background in scaling manufacturing and operations for high-volume consumer electronics underpins his leadership in hardware production.

Etched+1

David Munday built the TPU software team and firmware stack for TPU versions v1 through v5 at Google and served as a research lead for Project Astra at DeepMind. He has held principal engineering and architecture roles focused on system performance and computer architecture within Google Research. Munday’s background centers on large-scale AI accelerator software and machine learning systems infrastructure.

Etched+2

Tim Perevozchikov previously served as VP of Quant Trading and Chief of Staff to the CEO at Two Sigma Securities, where he built multiple new trading desks from scratch and contributed to quantitative research and strategic initiatives. His career includes leadership in quantitative trading, digital assets, and operational strategy within prominent hedge fund and securities environments.

Etched+2

Etched's flagship product consists of vertically integrated frontier inference clusters—full rack-scale systems that combine custom Sohu (A0) ASICs, racks, interconnects, power delivery, cooling, and software optimized exclusively for transformer-based models including large MoEs, long-context, and agentic workloads. The systems leverage proprietary Low Voltage Inference (LVI) architecture and Cluster Scale Memory (CSM) to deliver high sustained throughput at low latency and power without thermal throttling, targeting prefill and decode phases. As of June 30, 2026, the company has completed A0 silicon tapeout on TSMC N4P, built and begun customer validation of its first racks, and signed over $1 billion in customer contracts while raising $800 million total. First customer shipments of the racks are scheduled for summer 2026 following ongoing production ramp. The transformer-only specialization enables structural efficiency gains for the dominant AI architecture but limits applicability to non-transformer workloads, with the company emphasizing deep co-design with hyperscalers and supply chain partners to reach gigawatt-scale deployments.

Etched+2

Positron develops purpose-built silicon and systems exclusively optimized for transformer model inference, addressing the memory-bound nature of these workloads with high-capacity on-chip and package memory architectures. Its Atlas inference appliance is already shipping as a production-ready server supporting models up to 500 billion parameters, while the forthcoming Asimov ASIC targets even larger scale with multi-terabyte memory per chip and claims of superior tokens-per-dollar and tokens-per-watt versus NVIDIA equivalents. This positions Positron as one of the most architecturally aligned rivals to Etched, sharing a narrow focus on seamless transformer acceleration rather than general-purpose compute. The company has secured traction through deals such as with Oracle and has raised funding to a valuation exceeding $1 billion, enabling rapid iteration on its memory-first design. Durable strengths include a structural bet on memory bandwidth as the primary limiter for frontier inference, potentially offering better TCO for high-context or large-model deployments where GPUs underutilize resources. Constraints include reliance on a still-nascent ASIC roadmap for its highest claims and the challenge of scaling manufacturing and software ecosystem to match broader incumbents. Its GTM emphasizes drop-in compatibility with existing transformer libraries and OpenAI-compatible APIs, targeting the same hyperscaler, enterprise, and AI lab buyers as Etched for rack-scale or clustered inference. Long-term durability hinges on whether transformer dominance persists and whether Positron can maintain its specialization edge amid evolving model architectures.

Positron+2

Groq designs and deploys LPU (Language Processing Unit) inference accelerators and the associated GroqCloud platform, purpose-built since 2016 for deterministic, low-latency LLM inference with a focus on keeping intelligence fast and cost-effective. Its custom silicon stack competes directly with Etched by prioritizing inference throughput and predictability over general training flexibility, serving similar customers seeking alternatives to GPU-based deployments for production workloads. The company maintains independent operations and continues raising capital following a 2025 non-exclusive licensing agreement with NVIDIA that transferred certain technology and personnel while preserving Groq's core business and cloud offerings. Key traction includes enterprise partnerships such as with McLaren Formula 1 and widespread developer adoption via OpenAI-compatible APIs, demonstrating real-world deployment at scale. Structural advantages stem from its early specialization in inference dataflow and SRAM-centric design, which can deliver predictable performance advantages in latency-sensitive applications. Limitations include narrower applicability outside optimized LLM paths and dependence on continued differentiation as NVIDIA integrates licensed elements into its own roadmap. Groq's GTM blends hardware sales with a consumption-based cloud model, aligning closely with Etched's target buyers for frontier and agentic inference. Durability rests on the persistence of demand for specialized inference silicon amid evolving model requirements and supply chain realities.

Groq+2

Taalas operates a platform that converts specific AI models into custom hardwired silicon (Hardcore Models), embedding weights and architecture directly into ASICs for extreme efficiency gains in inference. Its HC1 demonstrator, already available via API and chatbot demo, hardwires models such as Llama 3.1 8B to achieve dramatically higher tokens-per-second, lower power, and reduced manufacturing costs compared to programmable alternatives. This represents an even narrower specialization than Etched's transformer-wide ASIC approach, targeting stable, high-volume workloads with a credible near-term roadmap for additional models and a second-generation platform. The company has raised substantial funding and positions its offerings for both hardware sales and inference-as-a-service, overlapping with Etched in serving buyers prioritizing maximum efficiency for popular frontier models. Durable strengths lie in the fundamental reduction of software overhead through model-as-silicon, creating structural cost and performance moats for unchanging or slowly evolving models. Weaknesses center on reduced flexibility for model updates or novel architectures, limiting addressable market to high-certainty use cases. GTM emphasizes rapid two-month realization of new models into silicon and compatibility with human-language application development. Investor considerations include the bet on model stability over years and the challenges of scaling bespoke silicon production.

Taalas+2

Cerebras builds wafer-scale engines (WSE-3) and integrated supercomputer systems optimized for high-speed AI inference, particularly large and multimodal models that benefit from massive on-chip memory bandwidth. Its CS-3 platforms and Cerebras Inference cloud service deliver claimed speedups of 10-35x over GPU baselines for select workloads, with deployments in multiple data centers targeting the same production inference buyers as Etched. The company has achieved public market status and expanded capacity significantly, providing a vertically integrated hardware-software stack for training and inference. Architectural strengths include unparalleled memory bandwidth via wafer-scale integration, enabling efficient handling of models that strain conventional interconnects. Constraints involve the physical and economic limits of wafer-scale manufacturing at volume, plus applicability primarily to workloads fitting within on-chip resources. GTM combines direct system sales with cloud APIs, supporting enterprise and research customers seeking alternatives for latency- or throughput-critical applications. Long-term positioning depends on sustained demand for specialized large-model inference infrastructure and the company's ability to iterate beyond current wafer designs amid competitive and supply-chain pressures.

Cerebras+2

SambaNova provides a full-stack AI platform centered on its Reconfigurable Dataflow Unit (RDU) chips, including the SN40L and next-generation SN50, designed for scalable inference, fine-tuning, and agentic workloads with a three-tier memory hierarchy. Its SambaRack systems and cloud offerings enable efficient deployment of large models with rapid model switching, directly competing for data-center inference customers seeking lower power and higher density than general-purpose GPUs. The company maintains enterprise focus through partnerships such as a multi-year collaboration with Intel and has shipped turnkey solutions deployable in months. Structural advantages include reconfigurability that balances specialization with flexibility for multiple models on a single system, supporting broad applicability in production environments. Potential limitations arise from the complexity of its dataflow architecture relative to simpler fixed-function designs and the need to demonstrate volume manufacturing scale. GTM emphasizes integrated hardware-software solutions for AI-native organizations, model providers, and government users, aligning with Etched's rack-scale ambitions. Durability is tied to the longevity of its memory and dataflow innovations in an era of heterogeneous AI infrastructure and evolving workload demands.

SambaNova+2

Etched has designed its Sohu ASIC and A0 silicon exclusively around transformer model architectures, hardwiring operations for attention mechanisms and feed-forward networks while explicitly excluding support for alternatives such as state-space models, diffusion, or certain MoE routing variants. Should transformer dominance shift—as the company itself has publicly acknowledged in its 2024 announcements and founder statements—the chips become inoperable without a full multi-year redesign cycle. CEO Gavin Uberti stated that if transformers go away the company will have no business, and the firm would need to start over on new silicon. This bet is structural to the product, co-design choices for LVI and CSM optimizations, and software stack, with no flexibility built in for broader workloads. Early customer tests and claims of 20x throughput gains on Llama 70B are tied specifically to transformer inference. No concrete mitigant such as a modular architecture or parallel non-transformer development path has been demonstrated or announced.

TechCrunch+3

Etched's A0 silicon taped out on TSMC N4P returned earlier in 2026, with the company now validating its first rack-scale systems and planning initial customer shipments in summer 2026 while having already initiated production for over $1B in contracts. Semiconductor development and cluster integration routinely encounter yield, thermal, power delivery, and supply-chain delays that can push timelines by quarters or years, particularly for a startup scaling vertical integration including its own Taiwan factory, San Jose data center, and test lab. The ambitious gigawatt-scale roadmap requires simultaneous advances in custom packaging, interconnects, cold plates, and software co-design with no prior at-scale production precedent for this team. Experienced hires such as the ex-Cypress CTO and ex-NVIDIA platform leads provide execution depth, yet the compressed timeline from 2022 founding to first silicon and racks leaves little margin for iteration. No publicly disclosed buffer such as second-source manufacturing or proven high-volume yields offsets the near-term delivery risk.

Etched+1

Etched reports over $1B in customer contracts and demand from co-design work with leading AI companies, cloud providers, and hyperscalers, yet has declined to name any counterparties and keeps all agreements under NDA. In the AI infrastructure market, demand is structurally concentrated among a handful of hyperscalers and frontier labs whose capex decisions can shift rapidly with model requirements or internal roadmaps, exposing the company to high concentration risk even if contracts are binding. Early reservations cited in 2024 were in the tens of millions; the jump to $1B scale remains unverified in public detail and could include non-binding capacity reservations rather than firm revenue commitments. Trading firm investors such as Jane Street and Hudson River Trading signal interest in low-latency use cases, but this does not demonstrate broad diversification. No evidence of a diversified pipeline across dozens of customers or segments has been disclosed to mitigate single- or few-customer dependence.

Etched+2

All disclosed manufacturing for Etched's A0 silicon and planned production runs through TSMC on the N4P process, with the company maintaining a Taiwan factory presence and securing a strategic investment from VentureTech Alliance, which has a partnership with TSMC. This creates structural single-foundry dependence in an industry subject to U.S. export controls on advanced AI semiconductors, potential Taiwan Strait disruptions, and allocation priorities favoring larger customers during capacity crunches. Even with the TSMC-linked investor and co-design efforts, the company has no announced second-source or domestic U.S. manufacturing path that would reduce exposure. Broader semiconductor supply-chain risks, including advanced packaging and HBM/SRAM sourcing, compound the issue for rack-scale systems. The strategic investment provides relationship benefits but does not alter the underlying geographic and regulatory concentration.

Etched+1

Etched was founded in 2022 by three Harvard dropouts—Gavin Uberti (CEO), Robert Wachen (President), and Chris Zhu—who remain central to the vision, architecture decisions, and investor relationships as Thiel Fellows. The company has added experienced executives including an ex-Cypress CTO and long-tenured NVIDIA platform leader, yet the core technical and strategic direction rests with the young founder team in a capital-intensive semiconductor business requiring sustained execution across silicon, systems, and software. Rapid scaling to a claimed 400+ engineers amplifies key-person risk if any founder departs or is diverted. No succession planning or broad delegation of founder-critical functions has been publicly detailed to offset this dependence.

Etched+1

Credible technical voices highlight Etched's speed in designing, taping out A0 silicon on TSMC N4P, and securing $1B+ in contracts within roughly four years as exceptionally impressive. Tri Dao, a Princeton ML systems professor and Together AI chief scientist, noted it is 'wild how quickly Etched designed and got the chips out' with deep hardcoding of attention for high MFU on LLM inference, expecting this to drive major cost reductions. Recent independent commentary on X echoes this, with observers stating early doubts were 'clearly wrong' given the 400+ engineer team from NVIDIA, Google, TSMC and others plus rack validation. Analyst pieces like Chipstrat's 2024 profile frame the hires and funding trajectory as signals that simulations exceeded expectations, shifting perception from skepticism to execution credibility. This view carries weight due to the domain expertise of voices like Dao and the contrast with typical semiconductor timelines. It appears as a recurring positive theme in post-June 2026 discourse following the stealth exit announcement.

Tri Dao on X+2

A persistent divide exists among hardware experts and communities on whether Etched's transformer-only ASIC bet delivers defensible gains or creates unacceptable lock-in risk. George Hotz of tinygrad has repeatedly called related performance claims 'nonsense,' questioning the premise of hardcoding for 20x+ gains and labeling early threads as potential paid promo in 2025 discussions. Reddit's r/hardware thread on the 2024 announcement features users arguing architectures evolve (citing past shifts from RNNs/ConvNets) and that fixed-function hardware risks e-waste or rapid obsolescence, while others counter that transformers appear 'sticky' at seven-plus years old and cost savings of 10x+ justify the focus for inference workloads. Chipstrat and TechCrunch pieces note Etched explicitly acknowledges the bet—if transformers change dramatically they are 'in a bad place'—but position it as a calculated high-upside move given current model dominance. This tension recurs across independent operator and community commentary rather than resolving into consensus.

the tiny corp / George Hotz on X+3

Independent analysts and practitioners express optimism that Etched's full-stack approach—co-designing chips, racks, low-voltage inference (LVI), and cluster-scale memory (CSM)—targets the shift from training to inference economics more effectively than general-purpose GPUs. X commentary from technical accounts highlights LVI for sustained high utilization without throttling and CSM for solving memory hierarchy tradeoffs in decode and long-context workloads, viewing it as systems-level innovation rather than isolated chip marketing. Tri Dao specifically ties the architecture to bringing 'cost of intelligence down 10x.' Broader discourse in podcasts like TechTechPotato and X threads frames this as addressing existential customer needs for cheaper tokens amid agentic and production workloads, with $1B contracts cited as market validation of the thesis. The view draws weight from operators focused on real deployment constraints and appears prominently in current conversation post-announcement.

Tri Dao on X+2

A recurring minority but substantive skeptical thread among veterans and forums questions whether Etched can overcome classic fabless semi hurdles—HBM allocation battles with Nvidia, execution at gigawatt scale, and long development cycles—even with current momentum. Chipstrat emphasizes that semiconductor startups are 'default dead' per Paul Graham's framework, requiring years and massive capital before revenue, with many skeptics demanding disclosed simulation data or production benchmarks. Tom's Hardware comments from the announcement era flag risks of fixed-function designs becoming obsolete or leading to e-waste if model paradigms shift, alongside doubts on small-team delivery pre-tapeout. Recent X references continue to invoke Hotz-style critiques, and pieces note intense competition for memory supply as a concrete constraint. This caution persists alongside positive execution signals and is grounded in historical patterns rather than one-off dismissal.

Chipstrat / Austin Lyons+2